

CLAIMS

What is claimed is:

See a1

1. A memory translation hub comprising:
 - 2 a memory channel interface that receives a memory control packet from a
 - 3 memory channel;
 - 4 a memory bus interface that provides a memory bus; and
 - 5 a command generator coupled to the memory channel interface and to the
 - 6 memory bus interface, the command generator causing the memory
 - 7 bus interface to provide memory control signals on the memory bus
 - 8 responsive to the memory control packet.
- 1 2. The memory translation hub of claim 1 wherein the memory channel includes
- 3 a control portion and a data portion, the memory channel interface receiving a
- 4 memory control packet only from the control portion of the memory channel.
- 1 3. The memory translation hub of claim 1 wherein the memory control packet
- 2 includes command flag bits that indicate that the memory control packet is
- 3 one of an activate command, a read/write command, and an extended
- 4 command.
- 1 4. The memory translation hub of claim 3 wherein the memory control packet
- 2 specifies a memory row, a memory row address, a memory bank address,

3 and a device identification mask if the memory control packet is the activate
4 command.

1 5. The memory translation hub of claim 3 wherein the memory control packet
2 specifies a memory row, a memory column address, and a memory bank
3 address, if the memory control packet is the read/write command.

1 6. The memory translation hub of claim 3 wherein, if the memory control packet
2 is the extended command, the memory control packet includes extended flag
3 bits that indicate that the memory control packet is one of a retire with mask
4 command, a pre-charge command, and a service command.

1 7. The memory translation hub of claim 6 wherein the memory control packet
2 specifies a memory row, and a byte mask, if the memory control packet is the
3 retire with mask command.

1 8. The memory translation hub of claim 6 wherein the memory control packet
2 specifies a memory row, and one of a broadcast flag and a memory bank
3 address, if the memory control packet is the pre-charge command.

1 9. The memory translation hub of claim 6 wherein the memory control packet
2 specifies a memory row, an operation, and one of a broadcast flag and a
3 memory bank address, if the memory control packet is the service command.

1 10. The memory translation hub of claim 9 wherein the operation is one of a no
2 operation, refresh, self refresh entry, self refresh exit, power-down entry,
3 power-down exit, clock stop, current calibrate and sample, and temperature
4 calibrate.

1 11. The memory translation hub of claim 2 further comprising a write logic circuit
2 coupled to the memory channel interface and to the memory bus interface,
3 the write logic circuit receiving a write data packet from the memory channel
4 interface and causing the memory bus interface to provide memory control
5 signals and data signals on the memory bus responsive to the write data
6 packet, the memory channel interface receiving a write data packet only from
7 the data portion of the memory channel.

1 12. The memory translation hub of claim 2 further comprising a read logic circuit
2 coupled to the memory channel interface and to the memory bus interface,
3 the read logic circuit receiving read data from the memory bus interface,
4 generating a read data packet containing the read data, and causing the
5 memory channel interface to transmit the read data packet on the data
6 portion of the memory channel.

1 13. A memory translation hub comprising:
2 means for receiving a memory control packet from a memory channel;
3 means for translating the memory control packet to memory control signals;
4 and

5 means for generating the memory control signals on a memory bus.

1 14. The memory translation hub of claim 13 wherein the means for receiving a
2 memory control packet further comprises means for receiving a memory
3 control packet from a control portion of the memory channel responsive to the
4 memory control packet.

1 15. The memory translation hub of claim 14 further comprising:
2 means for receiving a write data packet from a data portion of the memory
3 channel;
4 means for providing memory control signals and data signals on the memory
5 bus responsive to the write data packet.

1 16. The memory translation hub of claim 14 further comprising:
2 means for receiving read data from the memory bus;
3 means for generating a read data packet containing the read data; and
4 means for transmitting the read data packet on a data portion of the memory
5 channel.

1 17. A method of connecting a memory bus to a memory controller hub through a
2 memory channel comprising:
3 receiving a memory control packet from the memory channel;
4 translating the memory control packet to memory control signals; and
5 generating the memory control signals on the memory bus.

1 18. The method of claim 17 further comprising:
2 receiving a write data packet from the memory channel; and
3 providing memory control signals and data signals on the memory bus
4 responsive to the write data packet.

1 19. The method of claim 17 further comprising:
2 receiving read data from the memory bus interface;
3 generating a read data packet containing the read data; and
4 transmitting the read data packet on the memory channel.

1 20. A memory subsystem comprising:
2 a memory control hub;
3 a memory channel coupled to the memory control hub;
4 a memory bus;
5 a memory device coupled to the memory bus; and
6 a memory translation hub coupled to the memory channel and to the memory
7 bus, the memory translation hub to receive a memory control packet
8 from the memory channel, and to generate memory control signals on
9 the memory bus responsive to the memory control packet.

1 21. The memory subsystem of claim 20 wherein the memory channel includes a
2 control portion and a data portion, the memory translation hub receiving a
3 memory control packet only from the control portion of the memory channel.

1 22. The memory subsystem of claim 21 wherein the memory translation hub
2 further receives a write data packet from the data portion of the memory
3 channel, and generates memory control signals and data signals on the
4 memory bus responsive to the write data packet.

1 23. The memory translation hub of claim 21 wherein the memory translation hub
2 further receives read data from the memory bus interface, generates a read
3 data packet containing the read data, and transmits the read data packet on
4 the data portion of the memory channel.